Abstract-In this paper we give reconstruction algorithms for depth-3 arithmetic circuits with k multiplication gates (also known as ΣΠΣ(k) circuits), where k = O(1). Namely, we give an algorithm that when given a black box holding a ΣΠΣ(k) circuit C over a field F as input, makes queries to the black box (possibly over a polynomial sized extension field of F) and outputs a circuit C computing the same polynomial as C. In particular we obtain the following results.
Abstract-In this paper we give reconstruction algorithms for depth-3 arithmetic circuits with k multiplication gates (also known as ΣΠΣ(k) circuits), where k = O(1). Namely, we give an algorithm that when given a black box holding a ΣΠΣ(k) circuit C over a field F as input, makes queries to the black box (possibly over a polynomial sized extension field of F) and outputs a circuit C computing the same polynomial as C. In particular we obtain the following results.
1) When C is a multilinear ΣΠΣ(k) circuit (i.e. each of its multiplication gates computes a multilinear polynomial) then our algorithm runs in polynomial time (when k is a constant) and outputs a multilinear ΣΠΣ(k) circuits computing the same polynomial. 2) In the general case, our algorithm runs in quasipolynomial time and outputs a generalized depth-3 circuit (as defined in [1] ) with k multiplication gates. For example, the polynomials computed by generalized depth-3 circuits can be computed by quasi-polynomial sized depth-3 circuits. In fact, our algorithm works in the slightly more general case where the black box holds a generalized depth-3 circuits. Prior to this work there were reconstruction algorithms for several different models of bounded depth circuits: the well studied class of depth-2 arithmetic circuits (that compute sparse polynomials) and its close by model of depth-3 set-multilinear circuits. For the class of depth-3 circuits only the case of k = 2 (i.e. ΣΠΣ(2) circuits) was known.
Our proof technique combines ideas from [2] and [1] with some new ideas. Our most notable new ideas are: We prove the existence of a unique canonical representation of depth-3 circuits. This enables us to work with a specific representation in mind. Another technical contribution is an isolation lemma for depth-3 circuits that enables us to reconstruct a single multiplication gate of the circuit.
I. INTRODUCTION
In this work we consider the problem of reconstruction an arithmetic circuit for which we have oracle access: We are given a black box holding an arithmetic circuit C belonging to some predetermined class of circuits, and we wish to construct a circuit C that computes the same polynomial as C. Our only access to the polynomial computed by C is via black-box queries. That is, we are allowed to pick inputs (adaptively) and query the black box for the value of C on those inputs. The problem of reconstructing arithmetic circuits using queries is an important question in algebraic complexity that received a lot of attention. As the problem is notoriously difficult, research focused on restricted models such as the model of depth-2 arithmetic circuits (circuits computing sparse polynomials) that was studied over various fields (see e.g. [3] , [4] and the references within), the model of read-once arithmetic formulas [5] , [6] , [7] , [8] , [9] and the model of set-multilinear depth-3 circuits [10] , [11] .
The focus of this work is on the class of depth-3 arithmetic circuits that have a bounded number of multiplication gates, over some finite field F. We give two different algorithms for this model. The first is a polynomial time reconstruction algorithm for the case that the circuits is a multilinear circuit. In the general case, without the multilinearity assumption, we give a quasi-polynomial time reconstruction algorithm. These results extend and generalize a previous work by the second author that gave reconstruction algorithms for depth-3 circuit with only 2 multiplication gates [2] .
A. Depth-3 circuits
In this paper we study depth-3 arithmetic circuits. We only consider circuits with a + gate at the top. Notice that for depth-3 circuits with a multiplication gate at the top, reconstruction is possible using known factoring algorithms [12] , [13] , [14] . A depth-3 circuit with a + gate at the top is also known as a ΣΠΣ circuit and has the following structure:
where the L i,j -s are linear functions. The {M i } k i=1 are called the multiplication gates of C and k is the fan-in of the top plus gate. We call a depth-3 circuit with a top fan-in k a ΣΠΣ(k) circuit.
Although depth-3 circuits form a very restricted model of computation, understanding it is one of the greatest challenges in arithmetic circuit complexity. It is the first model for which lower bounds are difficult to prove. Over finite fields exponential lower bounds were obtained [15] , [16] but over fields of characteristic zero only quadratic lower bounds are known [17] , [18] . Moreover, recently Agrawal and Vinay [19] showed 1 that exponential lower bounds for depth-4 circuits imply exponential lower bounds for general arithmetic circuits. In addition they showed that a polynomial time black-box polynomial identity testing algorithm for depth-4 circuits implies a (quasi-polynomial time) derandomization of polynomial identity testing of general arithmetic circuits. As for depth-2 circuits most of the questions were solved, we see that depth-3 circuits stand between the relatively easy depth-2 case and the very difficult general case (depth-4). Hence it is an important goal to better understand the class of depth-3 circuits.
B. Statement of our results
We give two reconstruction algorithms. The first for multilinear ΣΠΣ(k) circuits and the second for general ΣΠΣ(k) circuits. While in the case of multilinear depth-3 circuits our algorithm returns a multilinear ΣΠΣ(k) circuit, in the general case we return what we call a generalized depth-3 circuit. We note however, that generalized depth-3 circuits can be presented as depth-3 circuits of quasipolynomial size.
We first describe our result for multilinear depth-3 circuits. A multilinear circuit is a circuit in which every multiplication gate computes a multilinear polynomial. Theorem 1. Let f be a multilinear polynomial in n variables that is computed by a multilinear ΣΠΣ(k) circuit, over a field F. Then there is a reconstruction algorithm for f that runs in time (n + |F|) 2 O(k log k) and outputs a multilinear ΣΠΣ(k) circuits computing f . When |F| < n
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The algorithm is allowed to make queries to f from a polynomial size algebraic extension field of F.
Thus, for the multilinear case we give a reconstruction algorithm that also returns a multilinear circuit of the same complexity.
As mentioned above, in the general case we output what we call a generalized depth-3 circuit. To ease the reading we present here our result in terms of ordinary depth-3 circuits and give the statement of the stronger theorem later on. In order to state our theorem we shall need the following definitions. Let C be a depth-3 circuit as in Equation (1) . The degree of the circuit, d = deg(C), is defined as the maximal degree of its multiplication gates
The size of a ΣΠΣ(k, d) circuit C, denoted by size(C), is defined as the sum of degrees of the multiplication gates of the circuit (thus, the size of the circuit given by Equation (1) is
Theorem 2. Let f be an n-variate polynomial computed by a ΣΠΣ(k, d) circuit, over a field F. Then there is a reconstruction algorithm for f , that runs in time poly(n) · exp(log(|F|)·log(d) O(k 3 ) ), and outputs a ΣΠΣ circuit for f with quasi-polynomially many gates. When |F| = O(d 5 ) the algorithm is allowed to make queries to f from a polynomial size algebraic extension field of F.
C. Related works
We are aware of two reconstruction algorithms for restricted depth-3 circuits. The first by [10] , [11] gives a reconstruction algorithm for set-multilinear depth-3 circuits. Although being depth-3 circuits, set-multilinear circuits are closer in nature to depth-2 circuits and in fact it is better to think of them as a generalization of depth-2 circuits. In particular the techniques used to reconstruct set multilinear circuits also work when the input is a depth-2 circuit but completely fail even for the case of ΣΠΣ(2) multilinear circuits (see [2] for an explanation). The second related result is a reconstruction algorithm for ΣΠΣ(2) circuits [2] . Our work uses ideas from this earlier work together with some new techniques to get the more general result.
Another line of results that is related to this paper is works on algorithms for polynomial identity testing (PIT for short) of depth-3 circuits. In [22] a quasi-polynomial time non black-box PIT algorithm was given to ΣΠΣ(k) circuits (for a constant k). This result was later improved by [23] that gave a polynomial time algorithm for ΣΠΣ(k) circuits (again for a constant k). In [1] we managed to generalize the results of [22] to the case of black-box algorithms. Recently, [24] managed to improve a theorem of [22] regarding the rank of identically zero depth-3 circuits, which immediately improves the previous black-box PIT algorithm for the problem. Unfortunately, even after this improvement, the running time of the algorithm is quasipolynomial in n. Thus, no polynomial time algorithm is known in the black-box case. We note that black-box algorithms for the polynomial identity problem are closely related to reconstruction algorithms as they give a set of inputs such that the value of the circuit on those inputs completely determine the circuit and thus it gives sufficient information for reconstructing the circuit. The main problem of course is coming up with an efficient algorithm that will use this information to reconstruct the circuit. Such algorithms are known for depth-2 circuits where several PIT algorithms were used for reconstruction (see e.g. [4] and the references within). We are unaware of any generic way of doing so (namely, moving from PIT to reconstruction). This is exactly the reason that the black-box PIT algorithms of [4] for ΣΠΣ(2) circuits and of [1] for ΣΠΣ(k) circuits do not immediately imply reconstruction algorithms.
The problem of reconstructing arithmetic circuits is also closely related to the problem of learning arithmetic circuits. In the learning scenario the focus is on learning arithmetic circuits over small fields (usually over F 2 ). Moreover, we are usually satisfied with outputting an approximation to the unknown arithmetic circuit. For example, it is not difficult to see that the learning algorithm of Kushilevitz and Mansour [25] can learn ΣΠΣ(k) circuits over constant sized fields, for k = O(log n), in polynomial time. However, the model that we are considering is different. We are interested in larger fields, in particular we allow queries from extension fields, and we want to output the exact same polynomial. This difference is prominent when considering interpolation (i.e. reconstruction) algorithms, see e.g. the discussion in [4] .
Other related works include hardness results for learning arithmetic circuits. In [26] Fortnow and Klivans showed that polynomial time reconstruction of arithmetic circuits implies a lower bound for the class ZPEXP RP . However, for ΣΠΣ(k) circuit this does not give much as it is easy to come up with polynomials that are not computed in this model. Another related result was given in [27] where Klivans and Sherstov showed hardness result for PAC learning depth-3 arithmetic circuits. Namely, they show that there is no efficient PAC learning algorithm for depth-3 arithmetic circuits that works for every distribution. It is unclear however whether this result can be extended to show a hardness result for a membership-query algorithm over the uniform distribution (like the model under consideration here). Indeed, for the reconstruction problem of arithmetic circuits the uniform distribution is the most relevant model. Thus, although we believe that the problem of reconstructing general depth-3 circuits is difficult we do not have sufficiently strong hardness results to support that feeling. It is an interesting question to prove (or disprove) it.
D. Our Techniques
Our algorithms use the intuition behind the construction of the test-sets of [1] (that give a black-box PIT algorithm) although here we need to evaluate the circuit at a much larger set of points. The scheme of the algorithm is similar in nature to the algorithm of [2] , however it is much more complicated and requires several new ideas that we now outline. Conceptually we have two main new ideas. The first is the notion of a canonical circuit for depth-3 circuits and the second is an isolation lemma. We now shortly discuss each of the ideas. Canonical κ-distant circuits: An important ingredient of our proof is the definition of a canonical κ-distant circuit for a polynomial f computed by a (generalized) circuit. The canonical circuit is also a (generalized) depth-3 circuit computing f , and it is defined uniquely (see Corollary III.7). The advantage of this definition is that since the canonical circuit is unique, if we manage to compute its restriction to some low dimensional subspace then we can "lift" each multiplication gate separately to the whole space and get the canonical circuit for f . In other words, if
subspace (as defined in [1] , see Section II-B). An important step towards the definition of a canonical circuit is the definition of a distance function between multiplication gates (see Section III-A). We use the distance function in order to cluster multiplication gates together to form a new (generalized) multiplication gate. As a result any two new multiplication gates are far from each other. This robust structure allows us to deal with each multiplication gate separately. Isolation Lemma: The second new ingredient in our proof is a new isolation lemma that basically shows that for any canonical circuit C = M 1 + . . . + M k there exists an index 1 ≤ m ≤ k and a set of subspaces V = {U i } such that M j | Ui = 0, for every j = m and subspace U i . Moreover, it is possible to reconstruct M m from the set of circuits {M m | Ui } (we discuss this in more details in section IV). The proof of the existence of such a structure is the technical heart of this paper. It relies on a generalization of a lemma of [22] .
Finally we also require an idea that appeared in our previous work [1] . There we defined the notion of rankpreserving subspaces and used it to give a deterministic sub-exponential black-box PIT algorithm for ΣΠΣ(k, d) circuit. Here we show that rank-preserving subspaces can be used to derandomize the reconstruction algorithm of [2] . In particular this makes our algorithm deterministic whereas the algorithm of [2] was randomized.
Given these tools we manage to follow the algorithmic scheme laid out in [2] : First we restrict our inputs to a rankpreserving subspace V . Then, using the isolation lemma we reconstruct the multiplication gates of the canonical circuit of f | V . After that we further reconstruct f | Vi (for i ∈ [n]), where V is of co-dimension 1 inside each V i and
Then we use the uniqueness of the canonical circuit for f to "glue" the different circuits {f | Vi } to get a single circuit for f .
While this is the general scheme there are a few differences between the multilinear case and the general case. In the multilinear case the difficult part is lifting the circuit. It turns out that unlike the general case, uniqueness is not guaranteed. However, we show that if the rank-preserving subspace V has several additional properties, then basically any lift is good. In contrary, for the general case the bottleneck lies in reconstructing the circuit C| V . This is the place where we need to apply the isolation lemma.
A more detailed overview of the algorithm for the different cases can be found in Section IV.
E. Organization
In Section II we give some definitions and discuss some easy properties of restrictions of linear functions to affine subspaces. We then describe the results of [22] and [24] regarding identically zero depth-3 circuits. We also discuss the deterministic PIT algorithm for depth-3 circuits of [1] .
Specifically we present the notion of rank-preserving subspaces as given in [1] . In Section III we define the notion of κ-distant ΣΠΣ(k, d, r) circuit and prove the existence and uniqueness of such a circuit. In Section IV we give a sketch of the proof of Theorem 2 and in Section V we sketch the proof of Theorem 1. Both proofs are very technical and cannot fit in this version.
II. PRELIMINARIES
For a positive integer k we denote [k] = {1, . . . , k}. A partition of a set S is a set of nonempty subsets of S such that every element of S is in exactly one of these subsets. Let F be a field. We denote with F n the n'th dimensional vector space over F. We shall use the notationx = (x 1 , . . . , x n ) to denote the vector of n indeterminates. For two linear functions L 1 , L 2 we write L 1 ∼ L 2 or alternatively say that L 1 and L 2 are equivalent whenever L 1 and L 2 are linearly dependent (that is, for some α, β ∈ F, αL 1 + βL 2 = 0).
be a linear function. We denote with L| V the restriction of L to V . Assume the dimension of V 0 is t, then L| V can be viewed as a linear function of t variables in the following way: Let
should be chosen in some unique way. We assume some predetermined "default" basis (by corresponding to each linear subspace, the gaussian elimination of its base) for the purpose of resolving this inconvenience. A linear function L will sometimes be viewed as a vector of n + 1 entries. Namely, the function L(x 1 , . . . , x n ) = n i=1 α i · x i + α 0 corresponds to the vector of coefficients (α 0 , α 1 , . . . , α n ). Accordingly, we define the span of a set of linear functions of n variables as the span of the corresponding vectors (i.e. as a subspace of F n+1 ). For an affine subspace V of dimension t, the linear function L| V can be viewed as a vector of t + 1 entries. Thus, V defines a linear transformation from F n+1 to F t+1 . For example, let V = V 0 + v 0 be as above, and {v i } i∈[t] be a basis for V 0 . Let A be the t + 1 × n + 1 matrix whose i'th row, for 1 ≤ i ≤ t, is v i and its t + 1'th row is v 0 . Then A represents the required linear transformation. Let L 1 , . . . , L m be a set of linear functions.
For a subspace L of linear functions, we define a measure of its dimension "modulo 1" as the dimension of the subspace obtained by taking the homogenous part of its linear functions. We denote the "modulo 1" dimension measure by dim 1 (L). For convenience we say that L 1 , . . . , L m are linearly independent H to indicate that their homogenous parts are linearly independent.
A. Generalized Depth 3 Arithmetic Circuits
We first recall the usual definition of depth-3 circuits. A depth-3 circuit with k multiplication gates of degree d has the following form:
where each L i,j is a linear function in the input variables and d = max i=1...k {deg(M i )}. We now define the notion of a ΣΠΣ(k, d, ρ) circuit, which is what we call a generalized depth-3 circuit. A polynomial f (x) that is computable by a ΣΠΣ(k, d, ρ) has the following form
where the L i,j 's and theL i,j 's are linear functions in the variablesx = (x 1 , . . . , x n ), over F. Every h i is a polynomial in ρ i ≤ ρ variables, and the functions {L i,j } ρi j=1 are linearly independent. We shall assume, w.l.o.g., that each h i depends on all its ρ i variables. We call M 1 , . . . , M k the multiplication gates of the circuit
Notice that the difference between generalized depth-3 circuits and regular depth-3 circuits is the non linear part h i of the multiplication gates. Thus, in a generalized depth-3 circuit the multiplication gates can have an additional term that is a polynomial that depends on at most ρ linear functions. For each M i (as in Equation 2), we assume w.l.o.g. that h i has no linear factors. We note that ΣΠΣ(k, d, ρ) circuits can be simulated by depth-3 circuits with k · d ρ multiplication gates. Hence, when the ρ i -s are poly-logarithmic in n (as in this paper), a ΣΠΣ(k, d, ρ) circuit can be simulated by a depth-3 circuit with quasipolynomially many gates. The following notions will be used throughout this paper.
is the product of all the linear factors of M i (recall that h i has no linear factors). We call h i the non-linear term of
Define gcd(C) as the product of all the nonconstant linear functions that appear as factors in all the multiplication gates. I.e., gcd(C) = gcd(Lin(M 1 ), . . . , Lin(M k )). A circuit will be called simple if gcd(C) = 1. 4) The simplification of C, sim(C), is defined as sim(C)
. Notice that we take every linear function in the span of each {L i,j } j∈ [ρi] to be in Lin(C). 6) We define rank(C) as the dimension of the span of the linear functions in C. That is,
A word of clarification is needed regarding the definition of Lin(C) and rank(C). Notice that the definition seems to depend on the specific choice of linear functionsL i,j . That is, it may be the case (and it is indeed the case) that every polynomial h i (L i,1 , . . . ,L i,ρi ) can be represented as a (different) polynomial in some other set of linear functions. However the following lemma from [2] (Lemma 20 there) shows that the specific representation that we chose does not change the rank nor the set Lin(C). We say that a polynomial h(x) is a polynomial in exactly k linear functions if h can be written as a polynomial in k linear functions but not in k − 1 linear functions.
We use the notation C ≡ f to denote the fact that a ΣΠΣ circuit 2 C computes the polynomial f . Let C be a ΣΠΣ(k) circuit. We say that C is minimal if there is no A [k] such that C A ≡ 0. The following theorem, that relies on the new results of [24] , gives a bound on the rank of identically zero ΣΠΣ(k, d, ρ) circuits: Theorem II.3 (Lemma 4.2 of [1] combined with Theorem 2 of [24] ). Let C be a simple and minimal ΣΠΣ(k, d, ρ) circuit, for k ≥ 3, such that deg(C) ≥ 2 and C ≡ 0. Using the notations of Equation (2), we have that
to be twice the above bound on the rank. It follows that R(k, d, ρ) is larger than the rank of any identically zero simple and minimal ΣΠΣ(k, d, ρ) circuit. We also define
as the upper bound for the rank of a simple and minimal identically zero
A multilinear circuit is a circuit in which every multiplication gate computes a multilinear polynomial. The following theorem gives a bound on the rank of multilinear ΣΠΣ(k) circuits that are identically zero.
Theorem II.4 (Corollary 6.9 of [22] combined with Theorem 2 of [24] ). There exists an integer function R M (k) = O(k 3 log k) such that every multilinear ΣΠΣ(k) circuit C that is simple, minimal and equal to zero, satisfies that rank(C) < R M (k). 2 When speaking of ΣΠΣ circuits we refer to generalized depth-3 circuits.
Specifically, R M (k) denotes the minimal integer larger than the rank of any identically zero simple and minimal multilinear ΣΠΣ(k) circuit.
B. Rank Preserving Subspaces
Throughout the paper we use subspaces of low dimension that preserve the circuit rank to some extent. Such subspaces were introduced in [1] for the purpose of deterministic blackbox identity testing of polynomials that are computable by ΣΠΣ(k, d, ρ) circuits. We define these subspaces, state some of their useful properties and give the construction of [1] . Most of the lemmas of this section appear in [1] and although the rank bound of [24] was not known to [1] , their proofs remain the same. Therefore, we omit the proofs of the following lemmas.
Given
and a subspace V we define C| V to be the circuit whose multiplication gates are {M i | V } i∈ [k] . Note that this is a syntactic definition, we do not make an attempt to find a "better" representation for C| V .
Definition II.5. Let C be a ΣΠΣ(k, d, ρ) circuit and V an affine subspace. We say that V is r-rank-preserving for C if the following properties hold:
M in C (that is, the non-linear part of M has no new linear factors when restricted to V ).
The following lemma lists some of the useful properties of rank-preserving subspaces.
Lemma II.6 (Lemma 3.2 and specific cases of Theorem 3.4 of [1] ). Let C be a (generalized) depth-3 circuit and V an r-rank-preserving affine subspace for C. Then the following holds:
We now explain how to construct rank preserving subspaces for general ΣΠΣ(k, d, ρ) circuits.
Definition II.7. Let α ∈ F and r ∈ N + . For 0 ≤ i ≤ r let v i,α ∈ F n be the following vector v i,α = (α i+1 , . . . , α n(i+1) ). Let P α,r be the matrix whose j-th column (for 1 ≤ j ≤ r) is v j,α . Let V 0,α,r be the linear subspace spanned by {v i,α } i∈ [r] . Let V α,r ⊆ F n be the affine subspace V α,r = V 0,α,r + v 0,α . In other words,
2 / different field elements 4 . Then there are at least (1 − )|S| elements α ∈ S s.t. V α,r is an r-rankpreserving subspace for C.
C. Rank Preserving Subspaces that Preserve Multilinearity
When dealing with multilinear circuits we require that the rank-preserving subspaces also preserve the multilinearity of the circuit. Actually, for multilinear circuits we need to slightly change Definition II. 5 
We now give the definition of multilinear-rank-preservingsubspaces 5 :
Definition II.9. Let C be a ΣΠΣ(k) circuit and V an affine subspace. We say that V is r-multilinear-rank-preserving for C if the following properties hold:
Despite the modification of Property 1, Lemma II.6 applies also for r-multilinear-rank-preserving subspaces 6 . The following definition shows how to construct such a subspace. The two lemmas proceeding it prove the correction of the construction: 4 Recall our assumption that if |F| is not large enough then we work over an algebraic extension field of F.
5 These subspaces are used only for non-generalized depth-3 circuit. Thus, we only define them for such circuits. 6 As a matter of fact, in the definition of rank preserving subspaces in [1] , Property 1 was the same as in Definition II.9.
Lemma II.11. (Theorem 5.4 of [1] ) Let C be a ΣΠΣ(k) multilinear depth-3 circuit over the field F and r ∈ N. There exists a subset B ⊆ [n] such that |B| = 2 k · r and B has the following properties:
We now state an additional requirement of r-multilinearrank-preserving subspaces.
Definition II.13. Let C be an n-variate ΣΠΣ(k, d) multilinear circuit over the field F. Let B ⊆ [n] and α ∈ F. We say that V B,α is a liftable r-multilinear-rank-preserving subspace for C if the following property holds: For each B ⊇ B, the subspace V B ,α is an r-multilinear-rankpreserving subspace for C.
Clearly, the subspaces of Definition II.10 might restrict linear functions from the circuit to constants. Hence, these subspaces are not always liftable. For example, consider C(x, y, z) = (x + y + 1) + (x + 1)z, V 1 as the subspace of F 3 where x = y = 0 and V 2 as the subspace where y = 0. Clearly, V 1 ⊆ V 2 , V 1 is 1-rank preserving and V 2 is not (as x + y + 1| V2 ∼ x + 1| V2 ). It can be shown that by taking n 4 k 2 many α's (instead of n 3 k 2 ), one can retrieve an r-multilinear-rank-preserving liftable subspace. This leads to the following corollary whose proof is omitted in this version.
Corollary II.14. Let r, n, k ∈ N. Let S ⊆ F be some set of size |S| > n 4 k 2 . Let C be a multilinear ΣΠΣ(k) circuit of n inputs. There exist some B ⊆ [n], such that |B| = 2 k · r and α ∈ S such that V B,α is r-multilinear-rank-preserving and liftable for C.
III. CANONICAL κ-DISTANT CIRCUITS
In this section we define the notion of κ-distant circuits. We prove the existence (Theorem III.5) and uniqueness (Theorem III.6) of such a circuit C for f . We then show that for a rank preserving subspace V for C , the restriction C | V is the unique κ-distant circuit computing f | V (Corollary III.7). We begin this section with the definition of a distance function for ΣΠΣ(k, d, ρ) circuits.
A. A "Distance Function" for ΣΠΣ Circuits
Here we define a "distance function" for ΣΠΣ circuits and discuss some of its properties. Intuitively, the function measures the rank of the simplification of the sum of the circuits.
Definition III.1. Let C 1 , . . . , C i be a collection of ΣΠΣ cir-
Note that this is a syntactic definition as this sum may contain a multiplication gate M and the multiplication gate (−M ).
It can be shown that ∆ satisfies the triangle inequality (i.e., ∆( C 3 ) .). We would like to find partitions of the multiplication gates in which each induced subcircuit has a low ∆-measure while every two subcircuits are ∆-far from each other. This is formally put in the following definition:
is (κ , r)-strong when the following conditions hold:
B. κ-distant circuits
We first define a canonical way for representing a single multiplication gate.
Definition III.3. Let f (x) be an n-variate polynomial of degree d. Define Lin(f ) as the product of the linear factors of f (i.e. for f (
2 ). Let r ∈ N + be such that f /Lin(f ) is a polynomial of exactly r linear functions (as defined in Lemma II.2). Let h be an r-variate polynomial and let L 1 , . . . ,L r be r linear functions such that: 1. f /Lin(f ) = h(L 1 , . . . ,L r ), and 2.L 1 , . . . ,L r are the default basis of the linear space they span. Notice that the existence of h andL 1 , . . . ,L r is guaranteed by the definition of r. Define C f , the default circuit of f , as the following ΣΠΣ(1, d, r) circuit:
Given a ΣΠΣ(k, d, ρ) circuit C we define its canonical representation in the following way. Let C = k i=1 M i , be the representation of C as sum of multiplication gates. Let f i be the polynomial computed by M i . Then the canonical representation of C is C = k i=1 C fi . Note that the only difference from the description C = k i=1 M i , is the basis with respect to which we represent sim(M i ) Definition III.4. Let C be a ΣΠΣ(s, d, r) circuit computing a polynomial f (in particular, assume that C is not a ΣΠΣ(s, d, r − 1) circuit). We say that C is κ-distant if for any two multiplication gates of C, M and M , we have that
Theorem III.5.
[Existence] Let f be a polynomial that can be computed by a ΣΠΣ(k, d, ρ) circuit and let r init , κ ∈ N + . Assume that r init ≥ R(k +1, d)+k ·ρ. Then ∃s, r ∈ N + and
Proof sketch The proof is algorithmic. That is, we give an algorithm for constructing a κ-distant circuit C that computes the same polynomial as C. The idea behind the algorithm is to cluster the multiplication gates of C, such that any two multiplication gates in the same cluster are close to each other, and any two multiplication gates in different clusters are far away from each other. Then we replace each cluster with the default circuit of the polynomial that it computes. Due to space constraints we omit the algorithm from this version. The next theorem shows that for large enough κ, a polynomial f is computed by at most one canonical κ-distant ΣΠΣ(s, d, r) circuit. 
IV. RECONSTRUCTING ΣΠΣ(k, d, ρ) CIRCUITS
In this section we describe the reconstruction algorithm for the general case (Theorem 2). In fact, our algorithm is a bit more general than the result described in Theorem 2 in the sense that it also works when the black box holds a ΣΠΣ(k, d, ρ) circuit. For the sake of simplicity we do not state the more general result here although we still need to use ΣΠΣ(k, d, ρ) circuits in our analysis.
Recall the general scheme of the algorithm that was described in Section I-D: we first restrict the inputs for the polynomial f to a low dimensional rank-preserving subspace V , then we reconstruct the unique κ-distant circuit for f | V , and finally we lift this to a circuit over F n . We now explain the intuition behind this approach. Recall that Corollary III.7 states that if C is a κ-distant circuit for f and V is a rankpreserving subspace for C (with the adequate parameters) then C| V is the unique κ-distant circuit for f | V . Stated differently, if we manage to find a κ-distant circuit C that computes f | V , then if we lift each multiplication gate of C , separately, to F n then we get back the circuit C. Therefore, our goal is to find a κ-distant circuit for f | V . This is the main technical part of the algorithm for general depth-3 circuits (for multilinear circuits this step is not very difficult, see Section V).
We now describe the main idea in the reconstruction of f | V . Let us first start with the simple case that C = C| V has a single generalized multiplication gate. Then, by factoring f | V we can find 7 gcd(C ), and then use brute force interpolation to compute sim(C ) (this is possible since dim(V ) is relatively small). This case is not so difficult, however it is not clear what to do if we have more than a single multiplication gate. We handle this by finding a reduction to the case of a circuit with a single multiplication gate. The reduction is based on an isolation lemma that roughly says that there exists a set of subspaces that "zero-out" all but one multiplication gate.
Lemma IV.1 (Isolation Lemma). For every t-variate κ-distant circuit C = C f1 +. . .+C f k , there exists a polynomial sized set of subspaces V = {U i } i , where each U i ⊂ F t has co-dimension at most k, such that the following holds. There exists an index i 0 ∈ [k] such that for every U ∈ V we have that C fj | U = 0 if and only if j = i 0 . Namely, all gates but C fi 0 vanish when restricted to the subspaces in V. Moreover, there is an efficient algorithm for reconstructing C fi 0 from the restrictions {C fi 0 | U } U ∈V .
We shall later see a more exact version of the lemma. In fact, the existence of V is a consequence of Lemma IV.5 (which strongly depends on Lemma IV.3) and the "moreover" part of the lemma is given in Theorem IV. 6 .
From the isolation lemma it is clear that if we have the set V at our disposal then we can reconstruct the circuit recursively (the lemma guarantees that we can reconstruct a single multiplication gate but it is clear that we can continue and reconstruct the other gates as well). Thus, the remaining main question (given that we know the isolation lemma) is how to find the isolating set of subspaces V. It turns out that as the dimension of V is relatively low (eventually it will be polylog(d)), then if we know that such a set V exists then we can go over all possible choices for it. I.e. we go over all possibilities for the set V and for each "guess" try to reconstruct a multiplication gate, that is, a circuit of the form C fi 0 . The point is that after we reconstruct C fi 0 we can continue by recursion and learn all the other multiplication gates. In this way we get many guesses for C , and then we can simply check (by using a black box PIT algorithm or even by going over all elements of V ) which one is a correct representation for it We now sketch the proof of the isolation lemma.
Sketch of proof of the isolation lemma. We construct the subspaces step by step. That is, we first find a set of linear functions L that splits the multiplication gates of C to two sets A andĀ such that for every ∈ L all the multiplication gates inĀ vanish when restricted to the subspace defined by = 0. On the other hand, none of the multiplication gates in A vanishes on = 0. To prove the existence of a splitting set, we shall need the following definition.
Definition IV.2. Let f be a t-variate polynomial of degree d. Let r, s, k ∈ N + and ξ(k) be some increasing positive
H linear functions. We say that L is a (ξ, r, k)-splitting set for C when it satisfies the following properties:
(L splits the multiplication gates) 3) For every ϕ ∈ L and i ∈ A, we have that ϕ / ∈ Lin(sim(C fi )). (restricting to the subspace ϕ = 0 does not reduce the rank of the gates in A) 4) For each i = j ∈ A and ϕ ∈ L, it holds that
(restricting to the subspace ϕ = 0 does not reduce the distance between the gates in A too much)
circuit computing f , where r ≥ 50 log(d). Then there exists a (ξ d , r, k)-splitting set for C .
The proof of the existence of splitting sets is the most technical part of the paper. It is based on an extension of the main lemma of [22] . At the heart of its proof lies a connection to locally decodable codes. Basically, one way to think of the proof regarding the existence of splitting sets is that if there is no splitting set then we can find a too good locally decodable code inside C , and since there are known bounds on the performance of such codes we get a contradiction. The proof of the lemma is quite technical and we cannot give further intuition at this stage (except to advise the reader to read the intuition given in [22] ).
Given a splitting set L and the sets A,Ā we can look for a splitting set L for A (that splits it to A and A \ A for some ∅ A A). The existence of L is guaranteed by Lemma IV.3 and Property 4 of Definition IV.2. The sets L and L define a set of co-dimension 2 subspaces: for every ∈ L and ∈ L we have the space defined by = = 0. We can continue to do so until we are left with a single multiplication gate that was split from the other gates by the subspaces that we generated, that are of co-dimension at most s when C is a ΣΠΣ(s, d, r) circuit. We note that by using recursive constructions of splitting sets we get at each stage a set of subspaces that are contained in the subspaces of the preceding step. This discussion is summarized by the following definition and lemma.
Definition IV.4. An "m-linear function tree" is a tree graph with the following properties. Each non-leaf vertex has exactly m children. Each edge e is labelled with a linear function ϕ e . All linear functions labelling the edges from a vertex u to its children are linearly independent H . For each vertex u let π u = {e 1 , . . . , e l } be the path from the root to u. Define V u as the co-dimension l subspace in which
vanish. The size of the "m-linear function tree" is the number of non-leaf vertices in the tree. An "m-linear function tree" is an interpolating tree for a polynomial f of degree d, if the following two conditions hold: Firstly, m ≥ max{100 log(d), ∆(C f ) + 2} . Secondly, for every vertex u in the tree and edge e connecting u to one of its children, ϕ e / ∈ Lin(C f |V u ).
Lemma IV.5. Let ξ(k) be an increasing integer function and r, d ∈ N + . Assume that for every s ≤ k ∈ N + and every 
The following theorem shows that an interpolating tree is enough for reconstructing the relevant multiplication gate.
Theorem IV.6. Let f be a t-variate polynomial and T an m-linear interpolating function tree for f . Then there is an algorithm that, when given T and the restrictions of f to the subspaces defined by the leafs of T as input, runs in time size(T ) · |F| O(t 2 ) and outputs C f .
Combining Lemma IV.5 with Lemma IV.3 and Theorem IV.6 we get the isolation lemma (the set V is the set of subspaces defined by the leafs of the interpolation tree of Lemma IV.5).
So far we only described a (quasi-polynomial time) reconstruction algorithm for reconstructing f | V , for a rankpreserving subspace V of dimension poly(log d). In order to reconstruct f we need to lift the circuit that we found from V to the whole space. The idea is to define the following set of subspaces: Denote V =V + v 0 (recall the V may be an affine subspace). Let v 1 , ..., v n−t be a set of linearly independent vectors whose span intersectsV only at the zero vector. For each 1 ≤ i ≤ n−t, set V i ∆ = span(V ∪{v i })+v 0 (note that V 0 = V ). For each of them we reconstruct f | Vi in the same manner as before. Because of the uniqueness of the κ-distant circuit for f we are assured that there is a 1-1 correspondence between the multiplication gates of each f | Vi and the multiplication gates of f | V . The following theorem now assures us that we can lift each multiplication gate to F n . It is stated for a polynomial g that is computed by a single multiplication gate C g .
Theorem IV.7. Let g be an n-variate polynomial over a field F. Let V be an affine t-dimensional subspace of F n (equivalently, V is of codimension n − t). Then there is an algorithm that given {C g|V i } n−t i=0 as input (as described above), runs in time O(n · d ∆(Cg) ), and if V is ∆(C g )-rank preserving for C g then it outputs C g .
To conclude, the algorithm for constructing C has the following form. Construct rank-preserving subspace: Find a set of subspaces, of low dimension, that contains a rank-preserving subspace for C (Lemma II.8). Denote this subspace with V . We do the following for each subspace in the family but focus on V as we will later verify which of the circuits that we constructed is the correct one. Reconstruct f | V : Brute force search an interpolating tree for f | V whose existence is guaranteed by Lemma IV.5. Reconstruct f | V using the interpolating tree (Theorem IV.6). Lift to F n : Lift each multiplication gate (of the κ-distant circuit for f | V ) to F n (Theorem IV.7). Find the correct circuit: Use the PIT algorithm of [1] and [24] to find the circuit C (remember that we had to go over all candidate rank-preserving subspaces and over all possible interpolating trees).
Due to space constraints we will not give more details of the proof and instead give a more detailed sketch of the case of multilinear circuits.
V. RECONSTRUCTION OF MULTILINEAR ΣΠΣ(k)
CIRCUIT When reconstructing multilinear ΣΠΣ(k) circuits we obtain much better results. In this section we present an algorithm that given black box access to some n-variate multilinear ΣΠΣ(k) circuit C, deterministically outputs, in poly(n, |F|) time, a multilinear ΣΠΣ(k) circuit C computing the same polynomial as C.
The outline of the algorithm is similar to the case of general ΣΠΣ(k, d, ρ) circuits. We first reconstruct the restriction of the circuit to several low dimension subspaces and then glue together the different restricted circuits. As before, the structure of the circuit over the low dimension subspaces (detailed in Section V-A) ensure a small number of possible "lifts" of the circuit. Specifically, we reduce the case of lifting a multilinear ΣΠΣ(k) circuit to the case of lifting a ΣΠΣ(k ) circuit (for some k ≤ k) of low ∆ measure. This gives us a polynomial size list of circuits (the way to obtain this list is described in Section V-B) containing at least one circuit computing the same polynomial as C.
Using a deterministic Polynomial Identity Test [1] we find the desired circuit.
There are two main differences from the case of general circuits. The first is that C| V should remain a multilinear circuit. We achieve this by finding a set of rank-preserving subspaces for multilinear circuits (recall Definition II.9). The second difference, that is the main reason that the algorithm is more efficient now, is that in the case of multilinear circuits the dimension of a rank-preserving subspace can be a constant. Thus, we shall restrict our multilinear circuit to a constant dimensional subspace. As C is multilinear it follows that C| V is of constant size and thus the time required to go over all possible multilinear circuits equivalent to C| V is polynomial in |F|. Hence, given the existence of some "liftable" representation of C| V , we can simply try to lift each possible representation until we succeed.
A. Finding a Partition of the Circuit in a Low Dimension Subspace
Given a multilinear ΣΠΣ(k) circuit C and a low dimensional subspace V we show how to find a (κ, r)-strong partition (recall Definition III.2) of C| V to subcircuits. We then prove that the partition found is equal to the restriction of some specific (predetermined) (κ, r)-strong partition of C (namely, each subcircuit in the partition that we find is the restriction of some subcircuit from the predetermined partition).
The way we find the partition of C| V is very simple. In the multilinear case V is of dimension O(1) and as the degree of a multilinear circuit is bounded by its rank, we get that C| V is computable by a multilinear ΣΠΣ(k) circuit of a constant size. Hence, by using brute force techniques, we can construct all multilinear ΣΠΣ(k) circuits computing the same polynomial as C| V in time poly(|F|). We then find the required partition using the algorithm from the proof of Theorem III.5. We refer from this point on to this algorithm as the "partition finding algorithm".The main result of this section shows that the partition found above is equivalent to the restriction of the partition that the "partition finding algorithm" finds when given as input the circuit C. The following theorem summarizes this uniqueness result: Theorem V.1. Let r init , κ ∈ N + and let C and C be two minimal multilinear ΣΠΣ(k) circuits computing the same non-zero polynomial.
• Let C 1 , . . . , C s and C 1 , . . . , C s (s ≥ s) be the partitions of C and C found by the "partition finding algorithm" when given κ, r and C (or C ) as input.
• Assume that r init ≥ R M (2k) and that κ > k 2 .
Then, s = s and there exists a reordering of the subcircuits such that for each i ∈ [s], it holds that C i ≡ C i (namely, they compute the same polynomial).
Proof sketch We consider the circuit C − C that computes the zero polynomial. It can be shown, using the rank properties of the partition and the upper bound on the rank of minimal zero multilinear circuits, that each zero minimal subcircuit is of the form M −M where M is a multiplication gate from C and M is a multiplication gate from C (as every two multiplication gates of C (C ) are far from each other). The claim follows.
Corollary V.2. Let C be a non-zero minimal multilinear ΣΠΣ(k) circuit. Let r init , κ ∈ N + be such that r init ≥ R M (2k) and κ > k 2 . Let C 1 , . . . , C s be the partition of C outputted by the "partition finding algorithm" when given C, r init and κ as input. Let V be an (r init ·k (k−1)· log k (κ) )-multilinear-rank-preserving subspace for C. Let C be a ΣΠΣ(k) circuit in dim(V ) indeterminates such that C ≡ C| V . Let C 1 , . . . , C s be the partition of C outputted by the "partition finding algorithm" when given C , r init and κ as input. Then, s = s and there exists a reordering of the subcircuits such that for each i ∈ [s], it holds that
In other words, Corollary V.2 states the following: For a circuit C, let C = ΣC i be a (κ, r)-strong partition of C. There exist a deterministic, efficient method to construct circuits computing each subcircuit C i in any rank preserving subspace. This reduces the problem of reconstructing a multilinear ΣΠΣ(k) circuit to that of lifting a low rank multilinear ΣΠΣ(k) circuit.
B. Lifting a Low Rank Multilinear ΣΠΣ(k) Circuit
In this section we give an algorithm that given oracle access to restrictions of a low ∆ measured circuit to various low dimension subspaces, glues these representations to one n-variate multilinear ΣΠΣ(k) circuit computing the same polynomial as the original circuit. Since in the previous section we saw how to find a strong partition of the circuit in a low dimensional subspace, we can combine the two results to get an algorithm for reconstructing the original circuit.
More formally, the problem we solve is the following: Let k, r, n ∈ N. Let C be an n-variate multilinear ΣΠΣ(k) circuit computing a polynomial f such that ∆(C) ≤ r. Let B ⊆ [n] and α ∈ F be such that V B,α is a liftable r-multilinear-rank-preserving t dimensional subspace for C (recall Definition II.13). Given black boxes computing the polynomial f | V B ,α for each B ⊇ B of size |B | = |B| + 2, we would like to construct an n-variate ΣΠΣ(k) multilinear circuit C that computes the polynomial f . For convenience, we set V
To ease the notations, we assume w.l.o.g. that the set B is in fact the set {n − t + 1, n − t + 2, . . . , n} and that the shifting vector v α,0 = {0, 0, . . . , 0} (that is α = 0). As a first step towards computing a ΣΠΣ(k) circuit for f we first construct a ΣΠΣ(k) circuit computing a restriction of f to V . Notice that since C| V is a multilinear ΣΠΣ(k) circuit in t variables, its size is bounded from above by some integer function of t and k. Hence, by going over all circuits bounded by that size restriction we will at some point find C| V . This "pool of circuits" is of size poly(|F|), assuming that k and t are constants. Therefore, we assume that the circuit C| V is given to us as input while in practice we try to lift the circuit for each guess of C| V . The lifting process consists of two phases. First we find the linear functions of gcd(C) and then, having access to sim(C) we find a simple circuit C such that C ≡ sim(C).
In order to reconstruct the linear functions of gcd(C), we find, for each i ∈ [n], whether x i appears in gcd(C). If that is the case, we construct the (unique) linear function in which it appears. The following lemmas hint how both stages can be done. Lemma V.5. Assume that i ∈ [n] is such that there is a (unique) linear function ∈ gcd(C| V {i} ) containing x i . Then there exists a unique function L ∈ gcd(C) such that L| V {i} = Given the lemmas above, the algorithm for reconstructing gcd(C) is quite straightforward. Due to space limitations we only give the following lemma that summarizes its analysis.
Lemma V.6. Let C be a multilinear ΣΠΣ(k) circuit, r ≥ ∆(C) and V a liftable r-multilinear-rank-preserving subspace for C. There exist a deterministic algorithm that given the circuit C| V and oracle access to the circuits C| V i,j , for each i = j ∈ [n−t], outputs gcd(C) in n 2 ·|F| O(t) time.
After constructing gcd(C) we obtain black boxes computing the different restrictions of C/ gcd(C) = sim(C). We now present an algorithm that is given sim(C)| V and black boxes computing sim(C)| V {i} for each i ∈ [n − t] as input and outputs a circuit C computing the same polynomial as sim(C). We abuse notations for convenience and refer to the circuit sim(C) as C.
Lemma V.7. Let V ⊆ F n be an affine subspace of dimension t. Let C be an n-variate ΣΠΣ(k) multilinear circuit over F. Algorithm 1, given the corresponding inputs, runs in n · |F| O(t) time. If V is a liftable ∆(C)-multilinear-rank preserving subspace then the algorithm outputs a multilinear ΣΠΣ(k) circuit equivalent to C.
Proof: We first prove that in Step 2, there exists a circuit of the form C i for each i ∈ [n − t]. Since V is rank(C)-multilinear-rank-preserving for C, then we have Input: A simple circuit C| V . Black box access to the polynomials computed by C| V {i} for each i ∈ [n − t]. Output: A circuit C of n inputs such that C ≡ C. Let L 1 , . . . , L r be the default basis of 1 span 1 (Lin(C| V )) (recall the notion "default" basis from Section II). Find a circuitC of r variables such thatC(L 1 , . . . , L r ) = C| V . Note that the equality is between the circuits and not just the polynomials they compute; For each i ∈ [n − t], find a (super) set of elements of Recall that what we actually do is consider a "guess" for the circuit C| V . Given a correct guess, we described algorithms for reconstructing gcd(C) andC ≡ sim(C). From these two circuits we can easily obtain a circuit C ≡ C. This is summarized in the following theorem.
Theorem V.9. Let k, n ∈ N. Let C be an n-variate ΣΠΣ(k) multilinear circuit. Let B ⊆ [n], t = |B|, α ∈ F. There is an algorithm, running in n 2 · |F| O(k·t) time that outputs a set C of |F| O(k·t) many ΣΠΣ(k) multilinear circuits. If V B,α is a liftable ∆(C)-multilinear-rank-preserving subspace for C then there exists at least one circuit C ∈ C such that C ≡ C.
C. The Algorithm
Due to space restrictions we only give a brief description of the algorithm. We go over polynomially many subspaces, one of which must be a liftable multilinear-rank-preserving subspace for C. For each such subspace V and each partition of [k], we interpolate C| V (by brute force). Then we reconstruct each subcircuit of C, corresponding to a subcircuit in the partition, individually (using the result described in Theorem V.9). For some choice of subspace and partition we are bound to find a ΣΠΣ(k) multilinear circuit C equivalent to C. The following Theorem summarizes the algorithm.
Lemma V.10. There exists a deterministic algorithm that, given as input k, n and a black box computing an nvariate ΣΠΣ(k) multilinear circuit C, outputs a circuit C computing the same polynomial as C in (n+|F|)
